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EVALUATION AND IMPLEMENTATION OF
ASYNCHRONOUS ADDERS
Poornima Y. Shankarreddy, M.S.
Western Michigan University, 1993
The need for high speed addition is forcing digital
system designers to trade off space.

If speed is used as

a criterion to judge adders, then the Ripple Carry Adder
(RCA)

and the Carry Look Ahead Adders

last and first respectively.

(CLAAD)

will rank

On the other hand, if space

is used, then the order of these two is reversed.
of the adders rank between these two.

The rest

This paper evaluates

RCA, CLAAD, and some of the other well documented adders.
Both space and speed are used to judge the merits of each
of these, and whether or not they qualify as asynchronous
adders.

This process

led to the design of a new,

speed asynchronous adder.

high

Both probability theory and si

mulation are used to demonstrate the superiority of new
design.
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CHAPTER I
INTRODUCTION
The design of efficient adders is a key factor in de
termining the speed of operation of a microprocessor be
cause addition is very frequently used.
Several synchronous adders have been developed using
different techniques [1-6].

One of the disadvantages among

these adders is the number of gates and/or logic levels re
quired

for completion of addition.

these disadvantages.
(ASAD) is introduced.

This paper will study

In the process, an asynchronous adder
ASAD is considered asynchronous be

cause the time needed for completion of addition is a func
tion of the addend and the augend.
fused with an unclocked system,
these systems.

This is not to be con

for there is no clock in

Asynchronous systems are clocked but not

deterministic whereas synchronous systems are clocked and
deterministic.

Unclocked systems are neither clocked nor

deterministic.

ASAD

is clocked locally and

with the control unit.
timed

Such adders

handshakes

fit nicely

in self

systems.
In Chapter II the design of an asynchronous adder will

be

discussed.

Simulation of the ASAD using Universal
1
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Hardware Programming Language (UAPHL) will be presented in
Chapter III.

Probability theory will be used to analyze

the different cases of 4 and 8 bit adders in Chapter IV.
Modification of CSA to operate in an asynchronous mode will
be discussed in Chapter V.

In Chapter VI, an 8-bit micro

processor module will be introduced.
of

addition operations,

will also be computed.
formed by the built-in,

An average frequency

required by the microprocessor,
These addition operations are per
synchronous adder.

The time re

quired for each of the addition operations will be compared
against the time needed by the HSCSA for the same operands.
Furthermore, the memory module (MM), HSCSA and the micro
processor module

(MPM) written and simulated using UAPHL

will be linked and tested.

Finally, a conclusion and fu

ture improvements will be presented in Chapter VII.
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CHAPTER II
DESIGN OF AN ASAD
Adders play a major role in determining the operating
speed of microprocessors.
high speed adders,

This fact led to the design of

a number of which have been developed

using different techniques [1-6].
The most widely used adders are the ripple carry adder
(RCA) [1], and the carry look ahead adder (CLAAD)

[2].

The

former is inexpensive and slow, while the latter is fast
and expensive.

Another adder of interest is the Condi

tional Sum Adder

(CSA)

[3].

In a N-bit CSA, there are N

full adders forming the leaf nodes of a binary tree.
outputs of a leaf node are the sum and carry-out.

The

The root

node represents the overall sum. Outputs from the interme
diate nodes represent either a convergent sum or a value
which leads to it [4].

It has been shown by Gosling

[5]

that the CSA is superior to other high speed adders in sev
eral quantitative

respects. The number of gates, however,

is the main disadvantage of the CSA.

In a CSA, two sum and

carry-output combinations are evaluated for every pair of
bits.
the

One combination corresponds to 0 carry-in, whereas
other

corresponds

to

the

carry-in

being

1.

3
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To

trate how CSA operates, let us consider the following exam
ple.

The Boolean equations 1-15 are used for evaluating

sum and carry values.

The augend A { is added to the addend

B { where i represents the bit index, which sequences from
1 to M, and M is the number of bits.
the sum and C. . the carry,

where j is the level number.

The superscript of 0 or 1 implies
or 1 is assumed.

Sj . corresponds to

whether a carry-in of 0

The Boolean equations used to determine

sum and carry at level 1 are as follows:
S0,.,

=

A.B, +

AjBj

1

S\i

-

A iB| +

A,B,

2

C\l

“

A,

B,

3

C1,_,

-

A,

+ B,

4

The second level equations are determined from the
first level pairs from right to left.

The Boolean

equa

tions for the sum and carry are as follows:
O
U

1 T

a 1,K

i

g1
a 2,K

n

gO
b 2.K

— g1
p1
D I . I T ' 1.K-1

+

5

1.K-1

gO
pi
° 1 .IT ' 1.K-1

6

gO
a 2.K-1

— gO
® 1.K-1

7

g1
® 2.K-1

a 1.K-1

8

u 2,K

=

p1
v' 2,K

c1
c°
u 1,KU 1,K-1

+

u 1,K

+ c°
u

1.K-1

c°
c°
^ I . I T ' 1.K-1

9

c11.K-1

10

where K= 2J'1 , 2 * 2j'1 , 3 * 2J'1

. . .

M

The third level equations are determined from second
level

quartets again from right
c*a

° 3,K

_

q1

pa

° 2,K u 2.K-2

to left.

4.

c*0

«a

i t

T

D 2,K ^ 2.K-2

■LA
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j. qO
pB
° 2,K-1 2 ,K-2

ca

sa
® 3,K-1

=

ea

= Sa
® 2 ,K-2

13

qB
® 2.K-3

14

b 3.K-2

efl
® 3.K-3

—

Cj1

° 2,K-1

= cl

Ca
U 3»K

u 2,K

12

2 ,K-2 ^

+ uc°2, KuCa2 ,K-2

Ca

15

2 ,K-2 ^

where the superscript "a" is equal to 0 or 1.
The first (second) line for each
the 0 (1) carry-in.

level corresponds to

The first level

nodes are the leafs

and the third level node is the root.
1
1
1 0
11

1

1

0
0 1
10

10
1 1

~T ~ i

0
1

1

1

Carry-in

0 0 1
11
10

1 1 0

0
1

1

o

1

0
1

0

o

Level

i

o

______________________________

l

Figure 1. Addition Using CSA.
Two sets of results from level 1 are merged as shown
in level 2 (refer to Figure 1).
significant cell

(cell 0)

The carry into the least

is assumed 0, hence the first

line is taken as the output of cell 0.
this

line

is

0,

therefore the first

least significant cell

The carry-out on

line of the second

(cell 1) is considered

(i.e.,

10,

the 11 which corresponds to the carry-in being a 1 is dis
carded) .

To merge the outputs of the second most signifi

cant cell (cell 2) and the most significant cell (cell 3),
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6
one has to know the carry-in from cell 1.

Since the carry

out of cell 1, which is also the carry into cell 2 is un
known at this level, both lines for cells 2 and 3 will be
considered.
level 3.

Values obtained at level 2 are merged to form

Since the carry-out of cell 1 is now known to be

1 (see level 2 column 4), one has to take the second line
as the output of cell 2, thereby discarding the first line.
Similarly, the second line is taken as output of cell 3.
Martin and Hunagel [6] improved the CSA by observing
early completion of sum and called it a Conditional Sum
early Completion Adder (CSCA). CSCA design is based on the
computation of "conditional" sums, carries, and column com
pletion detection logic.

The number of logic levels in

CSCA is reduced, compared to that of CSA, at the expense of
more gates.

The equations for evaluating sum and carry are

as shown below [31.

For each stage in a CSCA S,J$,
is the
■

sum that is incomplete with no carry-in value and is the
completed sum value when the column sum is complete.

S*, .
J i'

is the sum carry-in value that is incomplete and is the
completed sum value when the column sum is complete.

Cj {

is the level no-carry-out value and C*j { is the level carry
out value.

The addend A f is being added to the augend B { to

provide the sum at level 1, where "i" is the bit index.
s1.i

- A.Bf + A jB j

16

s\ «

- A iBi + AjBj

17

c1,1

= A jB j

18
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The general level equations which are applied to every co
lumn position after the first level are shown below:
=

SJ
W
I
+1.. 1

22

S J+1.1

- Cj,1-njSj,i + ^i,i-njS j.i + ®j,iS j.i

23

Cj+1,i

=

CJ.i + Cj.1-nj^ j.i

24

C J+I.f

= C j.i + C j.i-nj^j.i

25

^J+1.i

=

26

J+1.1•
where

ui + S,
i#>*nj j.i + C‘,
J*f,
_nnIS
] j,
j,ifS\j.if

nj

^j.i ( ^i.i-nj + C j.i )

= c*.J.I• (
.'
)
'c*. .
J.i.
-nj+ c. J.i
=

2j'1 ,

*
>-7
27

j = 1,2,..... . is the check bit offset

for each level of j , which is also the carry completion
test for each bit.

Detection logic is required at each

level to check for completion of addition.

Completion is

true when Sj , is equal to S*j i for all values of the bit
index for a particular level of j.
A comparison between the number of gates and logic
levels for 4-bit versions of six addition techniques
given in Table 1.

is

The number of gates and logic levels for

both CSA and CSCA is computed from equations 1-27.
Theoretically speaking,

the CSCA makes a good asyn

chronous adder, but the fact that it requires a large num
ber of gates makes it less favorable.

On the other hand,

the CSA is well suited for the synchronous mode of opera
tion.

Hence modification is required to operate it in an

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
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asychronous mode.

This will be dealt with in Chapter V.
Table 1

Comparison of 4-Bit Adders
Adders
RCA
CLAAD
RCLAD
CSA
CSCA
ASAD

Number of gates

Number of logic levels

20
104
32
80
184
19
. . . »

8
2
4
6
* 5
* 3.4
'

-

....

.

* Average number of logic levels
The CLAAD requires only 2 logic levels, hence it is a
good candidate for asynchronous addition.

Another candi

date is the RCA which qualifies because it requires the
fewest number of gates.
If the advantages of the RCA and the CLAAD are com
bined to build a 4-bit adder, RCLAD, as shown in Figure 2,
t

a total of 32 gates arranged in 4 logic levels will suffice
[7].

While the reduction in the number of logic levels

compared to a 4-bit RCA is significant

(almost 50%), the

number of gates remains relatively high.

Though this num

ber is less than that of the equivalent CLAAD [7], a fur
ther improvement will be significant.
Without loss of generality, we will first design a 4bit Asynchronous Adder

(ASAD), then generalize the tech

nique to any number of bits.

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
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B3

A3

B2

A2

n
2-BIT
CARRY LOOK
AHEAD ADDER

B1

Al

B0

*o

2-BIT
CARRY LOOK
AHEAD ADDER

Figure 2. Ripple Carry Look Ahead Adder.
Next we will demonstrate that the 4-bit asynchronous
adder

(ASAD) possesses the advantages of the RCA and the

CLAAD.

It will be shown that the ASAD uses 20 gates ar

ranged in 8 logic levels.

However, the latter number is

necessary for only 12.5% of the addition cases.

The re

maining 87.5% cases require a maximum of 4 logic levels.
On the average, the ASAD will be shown to require only 3.4
logic levels.

This fact motivated the design of ASAD.

speed of ASAD

is significant only when it is clocked at

high

The

frequency.
Before we proceed with the design of the ASAD,

following symbols will be defined:
Definition 1
SH{

: the sum from half adder block i

SA,

: the sum from the ASAD cell i

CHj+1 : the carry out from half adder block i
C*i+1 : the carry out from the ASAD cell i

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

the

10
0*5

: the carry in from the ASAD cell i-1.

Figure

3 shows

the

layout of a typical ASAD cell.

This cell consists of two blocks;

the upper is a simple

half adder while the lower represents the necessary logic
for making the cell a full adder.

The relationship between

the inputs and outputs of the lower block is shown in Table

2.

B

A

UPPER
BLOCK

LOWER
BLOCK

Figure 3. Typical Cell of an ASAD.
Next, we redefine the well known carry generate and
carry propagate terms in a more convenient way.

We will

also define an idle state.

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
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Table 2
I/O Relations of the Lower Block
I
ROW No.
0
1
2
3
4
5
6
7

n o u t
s',
^ i+1
0
0
0
0
1
1
1
1

O U t

s

0
0
1
1
0
0
1
1

S‘t
0
1
1
0
0
1
1
0

0
1
0
1
0
1
0
1

D

U t S
<M.1
0
0
0
1
1
1
1
1

Definition 2
A cell "i" is in the Carry Propagate State (CPS) if
S",

= 1 and CHi+1 = 0.

Definition 3
A cell "i" is in the Carry Generate State (CGS) if
cH
u i+1 = 1x *
Definition 4
A cell "i" is in the IDle State (IDS) if it is neither
in the CPS nor in the CGS state.
From the above definitions and Table 2 it follows that
cell i will be in the IDS state for rows 0 and 1.

Further,

it will be in the CPS state for rows 2 and 3; otherwise,
Cell 2 will be in the CGS state.
the ASAD is shown in Figure 4.

The complete layout of

From this figure, the num

ber of gates is 20 as stated earlier.
All the cells of the ASAD will receive inputs simul
taneously.

Each cell's output will be ready after 2

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
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level delays,

except of course in cases of carry-in from

the next least significant stage.

Figure 4. Layout of a 4-Bit ASAD.
Table 3 relates the outputs of upper and lower blocks
to the optimal number of logic levels.
S*, are not included

Outputs SA0 , CA1 and

because they converge after 2 logic

levels (refer to Figure 4).

C*, is also omitted because its

value will be 1 after 1 logic level delay following 1 for
Ch4.
shown

The only other situation in which C*4 will be 1 is
in rows

11 through

15 of the second column.

From

these rows, it follows that:
c\
From rows

=

S H3 C h3 + S H3 S h2 0*2
11 to 15

(column 5)

could be replaced by 0 *3 .

28
it could be seen that C H3

Therefore equation 28 could be

rewritten as follows:
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Table 3

Number of Logic Levels in a 4-Bit ASAD
ROW No. S"3(S*3)
0(0)
0(0)
0(0)
0(1)
0(1)
0(1)
0(1)
0(1)
1(1)
1(1)
1(1)
1(0)
1(0)
1(0)
1(0)
1(0)

0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15

c\

=

C"3(C*3) S"2(S*2) c*
u 2 NUMBER
Values of cell 2
OF LEVELS
0(0)
0(0)
0(0)
0(1)
1(1)
1(1)
1(1)
1(1)
0(0)
0(0)
0(0)
0(1)
1(1)
1(1)
1(1)
1(1)

0(0)
0(1)
1(1)
1(0)
0(0)
0(1)
1(1)
1(0)
0(0)
0(1)
1(1)
1(0)
0(0)
0(1)
1(1)
1(0)

0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1

2
4
2
8
4
4
4
4
2
4
2
8
4
4
4
4

STATE OF
CELL 2
IDS
IDS
CPS
CPS
CGS
CGS
CGS
CGS
IDS
IDS
CPS
CPS
CGS
CGS
CGS
CGS

SH3 CAj + SH3 Sh2 0*2

29

From this equation and Figure 4, it follows that C*4
requires a maximum of 8 logic levels.

This situation rep

resents the other extreme case, therefore, CH4 (CA4) is also
not included.
Listed under SH3, CH3, SH2 and CA2 are all the possible
combinations of 4 variables.

The values relating to cell

2 are shown in columns 4 and 5.

These columns indicate

that cell 2 will be in the IDS state for each of the rows
0,1,8 and 9.

For rows 2,3,10 and 11 the cell will be in

the CPS state, otherwise it will be in the CGS state.
Except for the situation when cell 2 is in the CPS,
cell 3 is independent of cells 1 and 0.

Hence, the 4-bit

Reproduced with permission o f the copyright owner. Further reproduction prohibited without permission.
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ASAD will be logically reconfigured into two independent 2input adders each requiring a maximum of 4 logic levels.
Consequently, only 4 logic levels are needed for the output
of the ASAD to converge.
Rows 2 and 10

indicate a CPS state for cell 2 while

its carry-in is 0.

In this case, cell 3 is also indepen

dent of cells 1 and 0, and the sum will converge after only
2 logic levels.

The only case in which cell 3 is affected

by cell 1 and/or cell 0 is shown in rows 3 and 11.

The

solid line in Figure 4 reflects that 8 propagation delays
are needed for cases relating to rows 3 and 11.

Hence they

are treated as special cases which take place when:
Ch3 * Sh2 * <^2 = 1.

30

Figure 5 shows the circuit needed to
cases.

isolate these

The output of this circuit could be viewed as a

hand-shaking mechanism between the control unit and the
adder.
From Table 3, it follows that 14 out of the 16 cases
indicate that addition can be completed after 4 logic level
delays (i.e. 87.5% of the time).

Therefore, the 4-bit ASAD

completes addition in approximately half the time needed by
the equivalent RCA.

The average number of logic levels re

quired will be:
= 0.125 * 8 + 0.875 * 3
= 3.63

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
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Figure 5. Handshaking Logic for a 4-Bit ASAD.
Table 4
Number of Logic Levels in an 8-Bit ASAD
HSL2

LSC

0
0
0
0
1
1
1
1

0
0
1
1
0
0
1
1

HSL1

NUMBER OF
LOGIC LEVEI

0
1
0
1
0
1
0
1

4
8-16
8-12
8-12
8
8-16
8-12
8-12

In Figure 6, we show how an 8-bit ASAD may be con
structed using two 4-bit ASAD's.
(HSL1 and HSL2)

The two handshaking lines

along with the carry-out from the least

significant 4-bit ASAD

(LSC) will now be used to detect

early completion of addition process.

Table 4 shows the

number of logic levels required for every combination of
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HSL1, HSL2 and LSC.

CELL 2

4-BIT ASAD

HSL2

CELL 1

4-BIT ASAD

LSC

HSL1

Figure 6. Block Diagram of an 8-Bit ASAD.
Analysis of more than 8-bit is complicated, hence another
approach will be discussed in

Chapter III.
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CHAPTER III
IMPLEMENTATION OF ASAD USING AHPL
Analysis of more than 8-bit is now possible, thanks to
the availability of Computer Aided Design (CAD) tools.

In

this chapter, an 8-BIT ASAD will be designed using one of
the known CAD tools, the AHPL, a Register Transfer Language
(RTL), invented by Hill [8].

One of the advantages of AHPL

is that there is a 1 to 1 correspondence between the AHPL
sequence and the hardware needed.

This fact makes the de

sign, functional simulation and testing of ASAD extremely
simple.

Furthermore, AHPL offers a modular design environ

ment in which extension of the adder to any number of bits
is fairly simple.

First,

after will be restated.
duced.

some of the concepts used here

Other concepts will also be intro

The AHPL sequence for the adder module will then be

presented.
Definition 5
A half adder cell is in the Carry Propagate State,
CPS, if one of its inputs is the complement of the other.
Definition 6
A half adder cell is in the Carry Generate State, CGS,
if both of its inputs are logical l's.
17
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Definition 7
A half adder cell is in the IDle State, IDS, if it is
neither in the CGS nor in the CPS.
Let us consider the following examples (Figures 7 and
8 ):

1
0
0

1

0

0
1

0
0

0

10

01

0 1
O i

l

IT T

0

1

1
0
0

10

Carry-in
1

0

10

1

0

0 1

1

0
1

o

i

I

o

Level
1

1

Figure 7. Addition Using CSA.
In Figure 7, all the carry-outs of level 1 are zero's.
For this situation to occur, every cell has to be in either
the IDS or CPS.

Therefore,

addition will complete in 2

logic levels.
1
1
1

0

11
10
10

~ r ~o

0
0
0

1
1
0

01

1

0

1

11

O i l
1

i

1
1

Carry-in

0

0

11

1

0

i

o

0
1

o
1

Figure 8. Addition Using CSA
for Different Operands.
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The other case of early completion is when the carry
out is independent of the carry-in for every bit (refer to
level in Figure 8).

This situation occurs when every cell

is in either the IDS or CGS and addition will complete in
at most 3 logic levels.
In general, early completion is detected at level 1 by
checking that C0. , = 0 for all "i", and at any level there*f'
after by checking that C°1<f = C1^, for all "i".
The following algorithm manifests all the early com
pletion cases.

Definition 8
A carry is said to be first generation carry

(FGC),

second generation carry (SGC), etc. if it ripples through
1, 2, etc. cells respectively.

The algorithm for an 8-bit

ASAD is outlined as follows:
1.

SUM = ADDEND + AUGEND;
CARRY = ADDEND * AUGEND;
— > (NO CARRY GENERATED)/END

2.

SUM = SUM + FGC;
UPDATE CARRY;
— > (NO SGC)/END

3.

SUM = SUM + SGC
UPDATE CARRY;
— > (NO TGC)/END

4.

SUM = SUM + TGC
UPDATE CARRY;
— > (NO FoGC)/END

5.

SUM = SUM + FOGC
UPDATE CARRY;
— >(N0 FiGC)/END

6.

SUM = SUM + FiGC
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UPDATE CARRY;
— > (NO SiGC)/END
7.

SUM = SUM + SiGC
UPDATE CARRY;
~ > ( N O SeGC)/END

8.

SUM = SUM + SeGC
UPDATE CARRY;

9.

END.

The first step which is derived from Figure 7, repre
sents

the

case

in

(a) the IDS state,

which

all the

cells are in either:

(b) the CPS state,

or

(c)

a combina

tion of IDS and CPS states.
If execution of the algorithm completes at step 2,
which is derived from Figure 8, then there is at least one
FGC and no SGC, TGC, etc.

When execution finishes at the

end of step 3, then there is at least one SGC and no TGC
and so on.

Each step requires 2 logic levels.

of addition in step 1 would be the best case.
case completes at step 4.
case.

Step

Completion
The average

8 represents

the worst

The algorithm is favorable if more than 50% of the

addition process converges at the end of step 4.

The com

plete AHPL sequence for the algorithm is given in Appendix
A.
The number of gates needed to realize a 4-bit ASAD
using AHPL is about 70, for 8-bit it doubles and so on.

In

contrast the number of gates needed for a 4-bit CLAAD is
104 and it grows exponentially with the number of bits.
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The CSCA has the advantage of detecting early completion of
addition at the expense of more gates (104 gates for a 4bit adder).
In the next chapter we will discuss the probability
that addition completes in step i (l<=i<=N), where N is the
total number of AHPL steps.
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CHAPTER IV
ANALYZING THE ASAD USING A PROBABILISTIC

APPROACH

In a CSA with N = 2k bits, there will be K stages.

If

the execution of every stage requires 1 clock period, then
log2N is the time needed for completion of addition.

This

requires the CSA to have 2N adders at stage 1 for simulta
neous

computation

of

the

carry

and

no

carry

values.

Otherwise, the time needed at stage 1 will be doubled. Fur
thermore every CSA level requires at least 2 logic levels.
Martin gave a probabilistic log2 (log2N) convergence
time for CSCA.

For small values of N, we find the conver

gence time to be log2log2N+l.

This is because any tree with

2k nodes will have K+l stages.

The worst case for the CSCA

is equal to the CSA convergence time.
For the ASAD, we will first give the probability that
addition completes at certain steps of the AHPL, then find
an overall average for the convergence time.
The approach we used in Chapter II to determine the
average number of logic levels for addition worked nicely
for 4-bits.

To analyze 8-bit adders, one has to work with

28 different combinations.

This approach is, however, cum

bersome for more than 8 bits.
22
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To determine the average number
take advantage of
and 7.

of levels,

we will

cell states as given in definitions 5, 6

Consequently,

only 2N comparisons will be needed

for an N bit adder as opposed to 2N as in Chapter II.
To illustrate this approach,
analysis for a 4-bit ASAD.

let us consider timing

The 4 blocks in Figure 9 repre

sent the state of

each of the 4 cells.

Block i represents

the state of cell

i, l<=i<=4, which may be in the IDS, the

CGS or the CPS.

IDS/CPS
Block 2

Block 3

IDS/CPS

IDS/CPS
Block l

Block 0

Figure 9. State of the Cells to Complete
Addition in 2 Logic Levels.
If addition is to complete at step l (refer to Appen
dix A) , then none

of the three

least significant

cells

should produce a carry which affects its next most signifi
cant neighbor.

This corresponds to the situation in which

addition completes after 2 logic levels.

To satisfy this

requirement, the states of the ASAD cells have to be match
ing those shown inside the blocks in

Figure 9.

The "X"

implies that the state of the cell is insignificant.
To find the probability that the cells will be confi
gured as in Figure 9, one has to analyze each cell sepa
rately.

In Figure 8, the state of cell 3 is an "X,” hence
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it does not affect the required probability.

Each of the

other 3 cells have to be in the IDS or the CPS state.

The

probability that a cell will be in the IDS is 1/4 (input to
a cell would be {00,

01, 10, or 11}).

bability that a cell

will be in the

Similarly, the pro
CPS is 1/2.

Therefore

the probability that a cell is either in the CPS or IDS is
1/2 + 1/4 = 3/4.

Consequently, the probability that each

of the 3 cells will
(3/4)3 =

be in either

the IDS or

the CPS is

27/64 or 108/256.

Since each AHPL step corresponds to 2 logic levels and
addition may or may not use both levels, a 4-bit ASAD may
finish after 2, 3, 4, 5, 6, 7 or 8 logic levels.
Table 5 relates the logical configuration of the cells
to the number of logic levels and their respective proba
bilities.
Probabilities for the different levels were obtained
using the same approach as discussed in the previous para
graph .
One can obtain the average number of logic levels re
quired for completing addition in a 4-bit adder as follows:
2 * 108/256 + 3 * 56/256 + 4 * 28/256 + 5 * 32/256
+ 6 * 16/256 + 7 * 8/256 + 8 * 8/256
=
This

3.4

number

is more

accurate than the

3.63

obtained

Chapter II.
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Table 5
Probabilities for Different Logic
Levels in a 4-Bit Adder
Level Probability

State of cells
1
2

3

0

X

IDS/CPS

IDS/CPS

IDS/CPS

8/256

IDS/CGS

IDS/CGS

IDS/CGS

CGS

12/256

IDS/CGS

IDS/CGS

CGS

IDS/CPS

18/256

IDS/CGS

CGS

IDS/CPS

IDS/CPS

8/256

CPS

IDS

CGS

X

8/256

X

CPS

IDS

CGS

2/256

CPS

IDS

IDS

CGS

24/256

CPS

CGS

X

IDS/CPS

4/256

CPS

CGS

IDS/CGS

CGS

16/256

X

IDS/CGS

CPS

CGS

16/256

IDS/CGS

CPS

CGS

X

6

16/256

CPS

CPS

CGS

X

7

8/256

IDS/CGS

CPS

CPS

CGS

8

8/256

CPS

CPS

CPS

CGS

2

3

4

5

108/25

The above analysis could be extended to 8-bit adder
(refer to Figure 5).

For the 4-bit adder, a detailed ana

lysis was necessary to determine the required number of
logic levels.
8-bit

adder

A similar approach will not be used for an
because

it becomes more

number of bits increases.
the best, average,

complicated

as the

Therefore we will concentrate on

and worst cases.

Using Figure 5, the
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probability that HSL1, HSL2 and LSC are l's is calculated
as follows:
The probability that HSL1 is 1 {P(HSL1=1)>
{ i.e ( CH3 * SH2 * CA2 ) = 1 }
P(HSL1=1)

=

P( CH3 * Sh2 * 0*2 )

=

P(Ch3) * P(Sh2) * P(C*2 )

=

3/4 * 1/2 * 3/8

=

9/64

Consequently
P(HSL1=0)

=
=

Similarly

1 - 9/64
55/64

P(HSL2=1)

is

{i.e ( Ch3 * Sh2 * C*2 ) = 1 }
P(HSL2=1)

=
=

3/4 * 1/2 * 3/8
9/64

Therefore
P(HSL2=0)

=

1 - 9/64

= 55/64
P(LSC=1)

is computed observing that the events

are

independent (refer to Figure 3)
P (C \= 1 )

=

P ( C h4 + S

H3

* C

H3

+ S3„ * S 2h * C2„ +

s-H

*

s2« * s1H * C1H)
=

P(CH4) + p (s h3) * P(CH3) + P(S3„) * P( s 2h)
* P(C2„) + P(S3„) * p (s 2h) * P(S1H) * P(C1H)

= 1/4 + 1/2 * 1/4 + 1/2 * 1/2 *
1/4 + 1/2 * 1/2 * 1/2 * 1/4
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= 15/32

or

30/64

OR
PfC^O)

= 1 - 15/32

or

34/64

Table 6 shows probabilities for all possible combina
tions of HSL2, LSC and HSL1 and the corresponding number of
logic levels.
Table 6
Probabilities for Different Logic Levels
in an 8-Bit Adder
HSL2

LSC

HSL1

0
0
0
0
1
1
1
1

0
0
1
1
0
0
1
1

0
1
0
1
0
1
0
1

No. of Logic
Levels
4
8
8-12
8-12
8
8-16
8-12
8-12

Average No.
logic levels
3
12
10
10
6
12
10
10

Probability
0.3923
0.0642
0.3461
0.0566
0.0624
0.0155
0.0566
0.0092

P(NUMBER OF LEVELS <= 4) = P(HSL2=HSL1=LSC=0)
= P(HSL2=0) * P(HSL1=0)
* P(LSC=0)
=

55/64 * 3/64 * 55/64

=

0.3923

Probabilities for the other levels are obtained using the
same approach.
Therefore the average number of logic levels required
to complete the addition in an 8-bit adder is:
= 3 * 0.3923 + 6 * 0.0624 + 10 * 0.46856 + 14 * 0.0747
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= 7.3
In the next chapter the synchronous CSA will be modi
fied to operate as an asynchronous CSA.
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CHAPTER

V

DESIGN OF A HSCSA
The fact that ASAD is asynchronous makes it useful for
high speed addition of more than 32-bits.

Due to the tech

nology constraints, however, one cannot build the described
ASAD.

The clock period for an ASAD should be based on 2

logic level delays.

If one assumes an average propagation

delay of 10ns per gate, then a 2 logic level function re
quires 20ns.

This means that a clock of 50MHz is required.

Since 50MHz processors are not feasible at the time this
manuscript is written;

an alternative will be discussed.

In this section we will develop an early completion detec
tion logic for the CSA which will be called HSCSA
Speed Conditional Sum Adder) .
requires

only half

(High

It will be shown that HSCSA

the number of gates

of CSCA and has

better convergence time when compared to CSCA.

In the next

section, the number of gates for 4, 8, 16, 32 and 64-bit
adders will be calculated for CSCA and HSCSA.
HSCSA Design
HSCSA is basically a CSA with additional logic for the
detection of early completion.

The following proposition

29
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gives the

conditions which must be met

for addition to

complete.

Proposition 1
In a 2n CSA, addition completes at level j, where j>l,
if and only if:
s°1fP = 0

where p - 2j"1 * r; r = 1, 2, 3,..., (2n'J+1 - 1)

Proof:
S°. , = 0 implies that the corresponding adder is in the
CGS or IDS state.

Therefore,

C0, , is equal to C1, . and

both carries will result in the same output.

The circuit

for

simple

testing

early

completion

is

extremely

and

requires a maximum of 10 gates, up to 64 bit adders.
This proposition excludes checking for completion of
addition at level 1.

The following condition must be met

for addition to complete at level 1:
C°1(j = 0

for i = 1, 2, 3 ... M

Complexity of CSA and CSCA
The number
using equations

of

gates

1-15.

for a 4-bit CSA

For example,

is calculated

the number of gates

required to compute S0, 0 and S1, 0 at level 1 for a carry-in
of 0 (1) is 5 (3)

{using equations 1 and 2}.

Looking at

equation 2, it is obvious that C0, 0 is available.
pute

C^ 0(equation

4),

only a single

Therefore, the total number of gates at

To com

gate isrequired.
level 1 is 9 for 1-

bit, and 36 for 4-bits.
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At level 2, cell 0 which is the Least SiGnificant Cell
(LSGC)

is merged with cell 1, the Next Least SiGnificant

Cell

(NLSGC), and cell 3, which is the Most

Cell

(MSC) is merged with cell 2 the Next Most Significant

Cell

(NMSC).

The selection between S°10 and

depending on the carry-in.

Significant

S110 is made

This requires a maximum of 4

gates to realize (see RHS of Figure 10a) .

Similarly C°1>0 or

C1.,„ is selected using the carry-in, which in turn requires
3 gates to realize (see RHS of Figure 10b).

The Next Least

Significant (NLS) sum and carry are selected using C°1>0 or
C1,,0.

The required logic is shown in the RHS of Figure 10a

with the following transformation:
C°

_>

C °1,o/c 1 1,0'

c ° i,o

_>

S Y o

C°1 ,1 '

->

SY l '

c \,o

->

S °1,0

~ >

S °1,1'

c1i,i

Since the carry-in to cell 2 is unknown at this level, no
selection can be made between S°12 and S112.
are considered.
using

Hence,

both

The Most Significant Sum (MSS) is selected

C°12 and/or C^ 2.

In Figure 10, the following trans

formation should take place:

c° -> c°1<2, C1 -> c1,^# S110 -> s1l3,
a

1,0

**

1 ,3 '

^

1 ,0

^

c

1 ,3 '

1 ,0

^

1 ,3

Therefore, a maximum of 27 gates are required at level 2 of
a 4-bit adder.
Level 3 consists of 2 cells, which will be merged to
obtain the final result.

The carry-out from cell 1 is used

to select S°2 2 or S12 2.

The same carry is used to select
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S °2f3 or S12j3 and C°24 or C12 4.

In RHS of Figure 10a, the

following should be transformed:
C®

^

c°
u 1,0

u 2,1'

* 1,0

—>u c®
1 ,3 '

*

u

-s e1

> * 2,2 '

1 ,0

e0

“ 1,0

_s e0
>

*2 ,2 '

—>
c*
^ ** 1 ,3

M
(a )

I.*

Figure 10. Number of Gates Required at
Level 1 to Compute (a) SUM and (b) CARRY.
To select the MSS replace C° by c°21, S11<0 bY S12,3 ' s°i,o by
S°2<3 .

A maximum of 19 gates are required at level 3 for a

4-bit adder.

Therefore, a 4-bit CSA, which converges in 3

levels, requires a total of 73 gates.
Using the above approach,

the approximate number of

gates required to construct 8, 16, 32 and 64-bit CSA's are
161, 341, 695 and 1407.
The convergence formula for an N-bit CSA is:
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log2 N + 1
The

number

31
of

gates

required for

a

4-bit

CSCA

is

calculated as follows:
At every level in a CSCA, S, S*
At

level 1, the number of gates

S*.I $1 ,and C.111,, C*.
If 1,, where i = 0 to 3,
16-19).

and c, C* are computed.
required to compute S, f,
is 40 (using equations

The number of gates required to compute S2j, S*2 i

and C2i, C*Z'f is 64 (using equations 20-24).

Therefore, 104

gates are required for 4-bit CSCA which converges in 2 lev
els.
Using the above approach,
gates required for 8,

16,

the approximate number of

32 and 64-bit CSCA adders are

336, 928, 2368, 5760.
The convergence formula for an N-bit CSCA is
C^ogglogg N + C2

32

where C1 is the level switching time and C2 is the comple
tion detection time.
A comparison between the number of gates for HSCSA and
CSCA is shown in Table 7.
In the next chapter HSCSA will be interfaced with MPM
and MM.

It will be proved that there is considerable time

saving when compared to synchronous systems.
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Table 7
Comparison of the Number of Gates Required
by HSCSA and CSA
NUMBER OF
BITS
4
8
16
32
64

HSCSA
74
162
343
700
1417

CSCA
104
336
928
2368
5760
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CHAPTER VI
INTERFACING THE MPM, MM AND HSCSA
The designed HSCSA fits nicely in self timed systems.
In a self timed system each functional element processes
data using its own clock.

All the functional elements com

municate through handshaking lines.

The advantage of a

self timed system is the time saving when compared to syn
chronous systems.

The important question is, whether the

time saving offsets degradation in performance due to the
handshaking

lines.

Also asynchronous

systems

are

still

limited by their slowest function (serial I/O, disk I/O).
Due to the existence of several
Interference

(EMI)

clocks,

Electromagnetic

is a major problem though certain EM

noisy functional units in the circuit may be withdrawn from
or modified in the circuit with little impact on the other
sections.

Extensive research has been done to overcome

these problems at several

leading institutions.

It has

been proved that an asynchronous system contributes a con
siderable time saving.

Therefore, we will assume that the

environment is set up to deal with asynchronous signals.
In

the

next

simulated

section,

using

the

UAHPL

MPM,
and

MM

and

results

HSCSA

will

will

indicate

considerable time saving.
35
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A general purpose Microprocessor Module (MPM) which is
"operation bound" will be simulated using UAHPL.
generated data will be used to test the MPM.

Randomly
An average

frequency of addition operations, required by the micropro
cessor, will be computed.

These addition operations are

performed using the built-in synchronous adder.

Further

more, the MM (which has slower speed when compared to MPM
and HSCSA), MPM (fastest speed), and HSCSA (slower than the
speed of MPM) will be linked and tested. For the same oper
ands, the time required by the built-in synchronous adder
and the HSCSA will be compared.
Simulation Results
An AHPL module for 16-bit HSCSA has been written and
simulated using randomly generated numbers.

The same data

have been used in testing 16-bit CSCA module.

Listed in

Table 8 is a comparison of convergence times.

From this

table, one finds that the average numbers of stages to be
3.19 and 3.55 for the HSCSA and CSCA respectively.

It is,

therefore, fairly obvious that HSCSA not only enjoys space
advantage, as shown in Table 7, but also speed advantage.
The AHPL sequence for both modules is given in Appendix D.
A complete AHPL sequence for the MPM is given in Ap 
pendix B.
pendix C.

The AHPL sequence for HSCSA,

is given in Ap

The MPM was tested for different programs using

the built-in synchronous adder and HSCSA.
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Table 8
Comparison of Simulation Results
NUMBER OF LEVELS

ADDERS
2

3

4

5

HSCSA

26%

37%

29%

8%

CSCA

19%

32%

24%

25%

The percentages of data transfer, data manipulation,
and control instructions were found to be 37, 26, and 37
respectively.

Out of the data manipulation,

and control

instructions, we found the percentage of addition instruc
tion to be 45.

It was also found that there was a consi

derable amount of time saving when the HSCSA was interfaced
to the MPM.

This is due to the fact that the convergence

time for an HSCSA is log2log2N+l, where N is the number of
bits.

To demonstrate this fact, let us consider the foll

owing the example:
number
(RCA)

of

logic

For a 64-bit addition,

levels

required by

the

maximum

a synchronous

adder

is 64, while the number of logic levels required by

an HSCSA is 4 (derived from the convergence formula).

On

the other hand, the number of gates required is approxi
mately 1.4k, which is much less than 20M gates required by
the 64-bit CLAAD.
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CHAPTER VII
CONCLUSION
Several adders have been evaluated in this paper.

The

aim of the study was to come up with a fast adder suitable
for use

in self timed systems.

called ASAD, was evaluated.
was

verified using

First,

a modified RCA,

The superiority of the 4-bit

probabilistic method.

The AHPL

CAD

tools are used to design 8-bits ASAD and probability theory
was

also used

for

evaluation.

Due to technology cons

traints, however, ASAD, as designed in Chapter II, cannot
be physically realizable.

This is due to the fact that

ASAD requires above 50MHz clock frequency.

Consequently,

another alternative had to be sought.
A careful review of all the adders has resulted in the
selection of CSA as the best candidate for high speed addi
tion.

A very efficient early completion detection logic

has been designed for CSA.
the name HSCSA.

The resulting adder was given

A comparison of the number of gates and

logic levels among these adders is given in Table 9.
Normalized Space-Speed Product (SSP) values are listed
in Table 11.

The smallest of the SSP's in Table 10 was

used as normalizing factor.
38
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Table 9
Number of Gates and Logic Levels for
Different Adders
NUMBER OF GATES /NUMBER OF LOGIC LEVELS
8-BITS

16-BITS

32-BITS

64-BITS

20/4

40/8

80/16

160/32

320/64

156/1

2976/1

635026/1

*/l

*/l

73/3

161/4

341/5

695/6

1407/7

104/2

336/3

928/3

2368/4

74/2

337/3

343/3

700/3

ADDER

4-BITS

RCA
CLAAD
CSA
CSCA
HSCSA

5760/4
1417/3

Table 10
Space-Speed Product for Different Adders
SPACE-SPEED PRODUCT
ADDER

4-BITS

RCA

8-BITS

16-BITS

32-BITS

64-BITS

80

240

1280

CLAAD

156

2976

635026

CSA

219

644

1705

4170

9849

CSCA

208

1008

2784

9472

23040

HSCSA

148

1011

1029

2100

4251

5120

20480

*

*

Figure 11 relates SSP and the number of bits for the
5 adders.

From this figure, one can say that HSCSA is su

perior to all adders, except for less than 12-bits, where
it is the second best.
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Table 11
Normalized Space-Speed Product
NORMALIZED SPACE-SPEED PRODUCT
ADDER 4-BITS

8-BITS

32-BITS

16-BITS
16

RCA

1

CLAAD

1.95

CSA

2.73

CSCA

2.6

12.6

34.8

HSCSA

1.85

12.6

12.86

3
37.2

7937

8.05

21.31

64-BITS

64

256

*

*

52.12

123
288

118.4

53

26.25

* Extremely large number

300
250

a
.
w

150

n

100
HSCSA
••

N U M B E R O F BITS

Figure 11. Plot of SSP vs Number of Bits.
Figure 11 shows the plot of number of bits versus SSP.
From

the

graph,

it

is

obvious

that

HSCSA

is

the
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favorable and enjoys a considerable advantage in both space
and speed for more than 12-bits.
Future improvements of this work includes the design
of a fast multiplier using HSCSA.

Also due to the fact

that synchronous systems are widely used and will remain
for the years to come, HSCSA can be modified to operate in
synchronous mode.

Such a modification could be achieved by

having the control unit examine the operands and determine
the number of clock cycles required as discussed in Propo
sition 1.

In this case, the adder should be equipped with

a counter which would be set by the control unit.
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AHPL MODULE

:AHK

MEMORY

:S U M [8];C[8];STEP[8];CSUM[9].

EXINPUTS

:A[8];B[8].

OUTPUTS

:C1SUM[9].

1

STEP<=8$1; SUM<=A0B;C<=A&B.

2

STEP<=8$2; SUM[0:6]<=SUM[0:6]§C[l:7];
C [0]< = C [0]+SUM[0]&C[1];
C [1:6]<=SUM[1:6]& C [2:7];
=>(AC[1]&AC[2]&AC[3]&AC[4]&AC[5]&AC[6]&AC[7])/(9).

3

STEP<=8$3; SUM[0:5]<=SUM[0:5]@C[l:6];
C [0]< = C [0]+SUM[0]& C [1];
C[1:5]<=SUM[1:5]&C[2:6];
=>(AC[l]&AC[2]&ACi3]&AC[4]&AC[5]&AC[6])/(9).

4

STEP<=8$4;SUM[0:4]<=SUM[0:4]0C[1:5];

c [o]<=c[o]+ s u m [o]&c[i];
C[l:4]<=SUM[l:4]&C[2:5];
=>(AC[1]&AC[2]&AC[3]&AC[4]&AC[5])/(9).
5

STEP<=8$5;SUM[0:3]<=SUM[0:3]@C[1:4];
C [0]< = C [0]+SUM[0]&C[1];
C [1:3]<=SUM[1:3]& C [2:4];
=>(AC[1]&AC[2]&AC[3]&AC[4])/(9).

6

STEP<=8$6;SUM[0:2 ]<=SUM[0:2]0C[1:3];
C [0]< = C [0]+SUM[0]& C [1];
^

C[1:2]<=SUM[1:2]&C[2:3];

=>(AC[l]&AC[2]&AC[3])/(9).
7

STEP<=8$7;SUM[O:l]<=SUM[O:l]0C[l;2];
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C [0]<=C[0]+SUM[0]&C[1]
C [1]<=SUM[1]&C[2];
=>(AC[1]&AC[2])/ (9) .
8

STEP<=8$8;SUM[0]<=SUM[0]@C[1];
C [0]< = C [0]+S U M [0]& C [1]

9

STEP<=8 $9;CSUM<=C[0],SUM;
C1SUM=CSUM;
SUM<=\0,0,0,0,0,0,0,0\

9

C<=\0,0,0,0,0,0,0,0\;= >(1 ).
ENDSEQUENCE
CONTROLRESET(1).
END.
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AHPLMODULE :
MEMORY

CDBMICRO.

: MEM<256>[8]; MA[8]; PC[8]; AC[8];MD[8]; IR[8];
IX[8]; STEP[8]; CFF; ZFF; NFF; VFF.

BUSES

: A B U S [8]; BBUS[8]; ADBUS[8]; DBUS[8];OBUS[8];
CIN.

CLUNITS

: INC[8](PC); DEC[8](MD); ADD[9](ABUS;BBUS;CIN);
DCD[256](ADBUS); BUSFN[8](MEM;DCD(ADBUS)).

1

MA <= PC; STEP <= 8$1.

2

ADBUS = MA; MD <= DBUS; DBUS = BUSFN(MEM;DCD(ADBUS));
PC <= INC(PC); STEP <= 8$2.

3

IR <= MD; STEP <=8$3.

4

STEP <= 8$4;
=> (&/IR[0:2])/(16).

5

M A [ 5 :7]<= M D [5:7]; MA[0:4] *

AIR[4] <= 5$0;

STEP <= 8$5;
=> (AIR[3])/(7).
6

ADBUS = MA; MD <= DBUS; DBUS = BUSFN (MEM; DCD (ADBUS) ) ;
STEP <= 8$6.

7

ABUS = (MD 1 MA) *(IR[3], AIR[3]);
BBUS = (IX ! 8$0) * (A (AIR[0] & IR[1] & AIR[2]),
(AIR[0] & AIR[1] & AIR[2])); "DON'T INDEX THE LDX
INSTR."
CIN = 1$0;
OBUS = ADD[1:8](ABUS; BBUS; CIN); MA <= OBUS;
STEP <= 8$7.

8

STEP <=

8$8;
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=> (A (&/IR[0:1]))/(10).
9

PC * (AAC[0] & (+/AC[l:7])) <= MA; STEP <= 8$9; "JPA"
=> (1).

10

STEP <= 8$10;
=> (A (IR[1] & IR[2]))/(13).

11

MD

<= AC; STEP <= 8$11.

12

ADBUS = MA; DBUS = MD; MEM

* DCD(ADBUS)

<=DBUS;

STEP <= 8$12;
=> (1).
13

ADBUS = MA; DBUS = BUSFN (MEM; DCD (ADBUS)) ; MD <= DBUS;
STEP <= 8$13;
=> (AIR[1])/(15).

14

IX <= MD; STEP <= 8$14; "LDX»
=> (I)-

15

ABUS = MD; BBUS = AC; CIN = CFF;
OBUS = (ADD[1:8)(ABUS;BBUS;CIN)

! (ABUS & BBUS)

!

"ADC,"AND"
(ABUS @ BBUS)

1 ABUS)

((A (+/IR[0:2])),
(AIR[0]

&

AIR[1]

* "XOR, MVT"

(IR[0] & AIR[1] &
&

IR[2]),

(IR[0]

AIR[2]),
&

AIR[1]

IR[2]));
AC <= OBUS;
ZFF <= (A (+/OBUS)); NFF <= OBUS[0]; STEP <= 8$15;
VFF * (A (+/IR[0:2])) <= (ABUS[0] & BBUS[0] &
AADD[1](ABUS;BBUS;CIN)) + (AABUS[0] & ABBUS[0] &
A D D [1](ABUS;BBUS;CIN));
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=> (1 ).
16

STEP <= 8$16; "NOP"
=> (AIR[3])/(18).

17

"2-CYCLE INSTRUCTION, 60 TO CYCLE 2"

AC[0] <= (AC[1] ! AC[7]

! 1$0) * ( AIR[5], AIR[4] &

IR[5], IR[4] & I R [5]);
AC[l:6] <= (AC[2:7]
A C [7] <= (AC[0]

! AC[0:5]) * (AIR[5], IR[5]);

! AC[6]

! 1$0) * (AIR[4] & AIR[5],

IR[5], IR[4] & AIR[5]);
CFF * IR[4] <= (AC[0]

! AC[7]) * (AIR[5], IR[5]);

STEP <= 8$17.
18

STEP <= 8$18; "NOP"
=> (A (+/IR[6:7]))/(1).

19

STEP <= 8$19;
=> (IR[6])/(21) .

20

AC <= 8$0; STEP <= 8$20;

=> (1 ).
21

CFF <= IR[7]; STEP <= 8$21;
=> (!)•
ENDSEQUENCE
CONTROLRESET(1).
END.
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AHPLMODULE

:HSCSCA.

MEMORY

:S[4];SS[4];C[4];CS[4];STEP[4].

EXINPUTS

:A[4];B[4].

OUTPUTS

:S2[5].

1 STEP<=4$1;S<=A0B;SS<=(A (A@B)) ;C<=(AA & AB);CS<=A&B.
2 STEP<=4$2;S[0]<==(CS[1]&SS[0]) + (ACS[1]&S[0]) + (S[0]&SS[0]) ;
S[1]<=(CS[2]&SS[1])+(AC S [2]& S [1])+(S[1]&SS[1]);
S[2]<=(CS[3]&SS[2])+(ACS[3]&S[2])+(S[2]&SS[2]);
S [3]<= S [3];
SS[0]<=(C[1]&S[0])+(AC[1]&SS[0])+(S[0]&SS[0]);
SS[1]<=(C[2]&S[1])+(AC[2]&SS[1])+(S[l]&SS[l]);
S S [2]<=(C[3]&S[2])+(AC[3]&SS[2])+(S[2]&SS[2]);
S S [3]< = S [3]+ S [3]&SS[3];
C[0]<=C[0]+(C[1]&(ACS[0]));
Ctl]<=C[l]+(C[2]&(ACS[l]));
C[2]<=C[2]+(C[3]&(ACS[2]));
C [3]<=C[3]+(ACS[3]);
CS[0]<=CS[0]+(CS[1]&(AC[0]));
CS[1]<=CS[1] + (CS[2] £»(AC[1])) ;
CS[2]<=CS[2]+(CS[3]&(AC[2]));
CS[3]<=CS[3].
3 STEP<=4$3;
S[0]<=(CS[2]&SS[0])+(ACS[2]&S[0])+(S[0]&SS[0]);
S[1]<=(CS[3]&SS[1])+(ACS[3]&S[1])+(S[1]&SS[1]);
S [2]<=(S [2]&SS[2])+ S [2];
S [3]< = S [3]&SS[3];
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SS[0]<=(C[2]&S[0])+(AC[2]&SS[0])+(S[0]&SS[0])
SS[1]<=(C[3]&S[1])+(AC[3]&SS[1])+(S[1]&SS[1])
S S [2]<=(S [2]&SS[2])+ S [2];
S S [3]<=(S [3]&SS[3])+ S [3];
C[0]<=C[0]+ (C[2]&(AC S [0]));
C[1]<=C[1]+(C[3]&(ACS[1]));
C [2]< = C [2] + (AC S [2]) ;
C [3]<=C[3]+(AC S [3]);
CS[0]<=CS[0]+(CS[2]&(AC[0]));

c s [i]<=cs11] + (cs[3 ]&(Ac [i]));
CS[2]<=CS[2];
CS[3]<=CS[3].
4 STEP<=4$4; S2=CS[0],S.
5 STEP<=4$5;S<=\0#0,0,0\ ;=>(1).
ENDSEQUENCE
CONTROLRESET(1).
END.
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AHPLMODULE
MEMORY

:HSCSA.
:S0[16];S1[16];C0[16];C1[16];STEP[5];S3[17].

EXINPUTS

:A[16];B[16].

OUTPUTS

:S 2 [17].

STEP<=5$1;S0<==A0B;S1<= (A (A§B)

;CO<=A&B;C1<=A+B

STEP<=5$2; SO 0]<=(S1 0]&CO[1 )+(S0[0 & ACO[l]
SI 0]<=(S1 0]&C1[1 )+(S0[0 & AC1[1]
CO 0]<=(C1 0]&C0[1 )+(C0[0 & ACO[l]
Cl 0]<=(C1 0]&C1[1 )+(C0[0 & AC1[1]
SO 2]<=(S1 2]SCO[3 ) + (SO[2 & AC O [3]
SI 2]<=(S1 2]&C1[3 )+(S0[2 & AC 1 [3]
CO 2]<=(C1 2]&C0[3 ) + (CO[2 & AC O [3]
Cl 2 ] < = (Cl 2]&C1[3 )+(CO[2 & AC 1 [3]
SO 4]<=(S1 4]&C0[5 )+(S0[4 & AC0[5]
SI 4]<=(SI 4]&C1[5 )+(S0[4 & AC1[5]
CO 4]<=(C1 4]&CO[5 ) + (CO[4 & AC O [5]
Cl 4] < = (Cl 4]&C1[5 ) + (CO[4 & AC1[5]
SO 6]<=(S1 6]&C0[7 ) + (SO[6 & AC O [7]
SI 6]<=(S1 6]&C1[7 ) + (SO[6 & AC 1 [7]
CO 6]<=(C1 6]&C0[7 )+(CO[6 & AC 0 [7]
Cl 6]<=(C1 6]&C1[7 )+(C0[6 & AC1[7]
SO 8]<=(S1 8]&C0[9 ) + (SO[8 & AC O [9]
SI 8]<=(S1 8]&C1[9 )+(S0[8 & AC1[9]
CO 8] < = (Cl 8]&CO[9 ) + (CO[8 & AC0[9]
Cl 8]<=(C1 8]&C1[9 )+(C0[8 & AC1[9]
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S0[10]<=(S1[10]&C0[11])+(S0[10]&(AC0[11]));

si[io]<=(si[io]&ci[ii])+(so[iO]&(Aci[ii]));
ci[io]<=(ci[io]&co[ii])+(co[io]&(Aco[ii]));
ci[io]<=(ci[io]&ci[ii])+(co[io]&(Aci[ii]));
S O [12]<=(SI[12]SCO[13])+(S0[12]&(AC0[13]));
S I [12]<=(S1[12]&C1[13])+(S0[12]&(AC1[13]));
C O [12]<=(Cl[12]SCO[13])+(C0[12]&(AC0[13]));
C l [12]<=(Cl[12]&C1[13])+(CO[12]&(AC 1 [13]));
S O [14]<=(SI[14]SCO[15])+(SO[14]&(AC O [15]));
S I [14]<=(SI[14]&C1[15])+(S O [14]&(AC 1 [15]));
C O [14]<=(C l [14]SCO[15])+(C0[14]&(AC0[15]));
C l [14]<=(C1[14]&C1[15])+(C0[14]&(ACl[15]));
=>(A (SO[2]+ S O [4]+ S O [6]+ S O [8]+S O [10]+ S O [12]+ S 0 [14]))/(8).
3

STEP<=5$3; S0[0]<=(S0[0]!S0[0]!S1[0])*((AC0[2]&AC1[2]),
(AC 0 [2]&C1[2]),(C0[2]&C1[2 ]))}
S0[1]<=(S0[1]!S0[1]!S1[1])*((AC0[2]&AC1[2]),
(AC 0 [2]&C1[2]),(CO[2]&C1[2]));
S1[0]<=(S0[0]!S1[0]!S1[0])*((AC0[2]&AC1[2]),
(AC0[2]&C1[2]),(C0[2]&C1[2]));
S1[1]<=(S0[1]!S1[1]!S1[1])*((AC0[2]&AC 1 [2]),
(AC 0 [2]&C1[2]),(CO[2]&C1[2]));
C0[0]<=(C0[0]!C0[0]1C1[0])*((AC0[2]&AC1[2]),
(AC0[2]&C1[2]),(CO[2]&C1[2]));
C1[0]<=(C0[0]!C1[0]!C1[0])*((AC0[2]&AC1[2])f
(AC 0 [2]&C1[2]),(CO[2]&C1[2]));
S0[4]<=(S0[4]ISO[4]!S1[4])*((AC 0 [6]&AC 1 [6]),
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(AC0[6]&C1[6]) , (C0[6]&C1[6]));
S O [5]<=(SO[5]!S O [5]!S1[5])*((AC O [6]&AC 1 [6]),
(AC0[6]&C1[6]),(CO[6]&C1[6]));
Sl[4]<=(SO[4]IS I [4]!S1[4])*((AC0[6]&AC 1 [6]),
(AC0[6]&C1[6]),(C0[6]&C1[6]));
S I [5]<=(SO[5]!S1[5]!S1[5])*((AC0[6]&AC1[6 ]),
(AC0[6]&C1[6]),(C0[6]&C1[6]));
C0[4]<=(C0[4]!C O [4]!C1[4])*((AC O [6]&AC 1 [6]),
(AC O [6]&C1[6]),(CO[6]&C1[6]));
C l [4]<=(CO[4]iC l [4]!C1[4])*((AC O [6]&AC 1 [6]),
(AC O [6]&C1[6]),(CO[6]&C1[6]));
SO[8]<=(SO[8]ISO[8]!S1[8])*((AC0[10]&AC1[10]),
(AC0[10]&C1[10]), (C0[10]&C1[10]));
S O [9]<=(SO[9]ISO(9]!S1[9])*((AC0[10]&AC1[10]),
(AC0[10]&C1[10]),(C0[10]&C1[10]));
S I [8]<=(SO[8]!S1(8]!S1[8])*((AC0[10]&AC1[10]),
(AC0[10]&C1[10]),(C0[10]&C1[10]));
SI[9]<=(SO[9]!SI [9]!S I [9])*((AC O [10]&AC 1 [10]),
(AC0[10]&C1[10]), (C0[10]&C1[10]));
C0[8]<=(C0[8]ICO[8]iC l [8])*((AC 0 [10]&AC1[10]),
(AC0[10]&C1[10]),(C0[10]&C1[10]));
C l [8]<=(CO[8]!C1[8]!C1[8])*((AC 0 [10]&AC1[10]),
(AC0[10]&C1[10]), (C0[10]&C1[10]));
S O [12]<=(SO[12]1 S I [12])*(AC 0 [14],C O [14]);
S O [13]<=(S0[13]!S I [13])*(AC 0 [14],C O [14]);
C O [12]<=(CO[12]!C l [12])*(AC 0 [14],C O [14]);
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=>(A (S0[2]+S0[6]+S0[10]))/(9) .
4

STEP<=5$4; S0[0]<=(S0[0]!S0[0]!S I [0])*((AC0[4]&AC1[4]),
(AC0[4]&C1[4]) , (C0[4]&C1[4]));
S0[1]<=(S0[1]!S0[l]iSl[l])*((AC0[4]&ACl[4]),
(AC0[4]&C1[4]) , (C0[4]&C1[4]));
S1[0]<=(S0[0]!S1[0]!S1[0])*((AC0[4]&AC1[4]),
(AC0[4]&C1[4]), (CO[4]&C1[4]));
S1[1]<=(S0[1]!S1[1]!S1[1])*((AC0[4]&AC1[4]),
(AC 0 [4]&C 1 [4]),(C0[4]&C1[4]));
S0[2]<=(S0[2]ISO[2]!S1[2])*((AC0[4]&AC1[4]),
(AC0[4]&C1[4]), (CO[4]&C1[4]));
S0[3]<=(S0[3]ISO[3]!S1[3])*((AC 0 [4]&AC 1 [4]) ,
(AC 0 [4]&C1[4]), (CO[4]&C 1 [4]));
S1[2]<=(S0[2]i S 1[2]!S1[2])*((AC0[4]&AC1[4]),
(AC 0 [4]&C 1 [4]),(CO[4]& C 1 [4]));
S I [3]<=(SO[3]!S I [3]!S I (3])*((AC 0 [4]&AC 1 [4]),
(AC0[4]&C1[4]), (C0[4]&C1[4]));
C0[0]<=(C0[0]!C0[0]!C1(0])*((AC0[4]&AC1[4]),
(AC 0 [4]&C1[4]),(C0[4]&C1[4]));
C1[0]<=(C0[0]!Cl[0]iClt0])*((AC 0 [4]&AC 1 [4]) ,
(AC0[4]&C1[4]) ,(C0[4]&C1[4]));
S O [8]<=(S0[8]!S1[8])*(AC0[12],C0[12]);
S0[9]<=(S0[9]!S1[9])*(AC0[12],C0[12]);
S0[10]<=(S0[10]!S1[10])*(AC0[12],C0[12]);
S O [11]<=(SO[11]!S1[11])*(AC0[12]fC O [12]);
C0[8]<=(C0[8]!C l [8])*(AC 0 [12],C O [12]).

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

57
5 STEP<=5$5;

S0[0]<=(S0[0] S1[0])*(AC0[8],C O [8])
S0[1]<=(S0[1] S1[1])*(AC0[8],C0[8])
S O [2]<=(SO[2] S1[2])*(AC0[8]/CO[8])
S0[3]<=(S0[3] Sl[3])*(AC O [8],C0[8])
S0[4]<=(S0[4] S1[4])*(AC0[8],C0[8])
S0[5]<=(S0[5] S1[5])*(AC0[8],C0[8])
S0[6]<=(S0[6] S1[6])*(AC0[8],C O [8])
S O [7]<=(SO[7]!S1[7])*(AC0[8],C0[8])
C O [0]<=(C l [0]*CO[8]).

6 STEP<=5$6;

S2=C0[0],S0;S0<=\0/0,0,0,0,0,0,0,0,0,0,0,
0 ,0 ,0 ,0 \;=>(1 ).
S0[0]<=(S1[0] S0[0] * (CO[2 ], AC 0 [2]);
S0[1]<=(S1[1] S0[1] * (CO[2],AC 0 [2]);
S0[2]<=(S1[2] SO [2 ] * (CO[4] ,AC 0 [4]);
S0[3]<=(S1[3] SO [3 ] * (CO[4],AC 0 [4]);
S0[4]<=(S1[4] S0[4] *(C0[6]/AC0[6]);
S0[5]<=(S1[5] S0[5] * (CO[6],AC 0 [6]);
S0[6]<=(S1[6] SO [6] *(C0[8],AC0[8]);
S0[7]<=(S1[7] SO [7 ] * (CO[8],AC 0 [8]);
S0[8]<=(S1[8] S0[8] *(C0[10],AC0[10]
S0[9]<=(S1[9] S0[9] *(C0[10],AC0[10]
S0[10]<=(S1[10]!S O [10])*(CO[12],AC 0 [12]) ;
S0[11]<=(S1[11]!S0[11])*(C0[12],AC0[12]);
S O [12]<=(S1[12]!S0[12])*(C0[14],AC0[14]);
SO[13]<=(S1[13]!Sl[13])*(CO[14],AC 0 [14]);=>(1).

8 STEP<=5$8; S0[0]<=(S1[0]!S O [0])*(CO[4],AC0[4]);
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S0[1]<=(S1[1] !S0[1] *(C0[4],AC0[4]) ;
S0[2]<=(S1[2] !S O [2] * (CO[4],AC 0 (4]);
S0[3]<=(S1[3] ISO[3] * (CO[4],AC 0 [4]);
S O [5]<=(SI[5] !S O [5] * (CO[8],AC 0 [8]);
S0[6]<=(S1[6] !S O [6] * (CO[8],AC 0 [8]) ;
S0[7]<=(S1[7] !S0[7] *(C0[8],AC0[8]) ;
S0[9]<=(S1[9] IS0[9] * (CO[12],AC 0 [12]) ;
S0[10]<=(S1[10]ISO[10])*(CO[12],AC0[12]);
S0[11]<=(S1[11]!S0[11])*(C0[12],AC0[12]);=>(!).
ENDSEQUENCE
CONTROLRESET(1).
END.
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